डेटा पत्रक ( Datasheet PDF ) |
भाग संख्या | विवरण | मैन्युफैक्चरर्स | |
74F11 | Triple 3-Input AND Gate 74F11 Triple 3-Input AND Gate
April 1988 Revised September 2000
74F11 Triple 3-Input AND Gate
General Description
This device contains three independent gates, each of which performs the logic AND function.
|
National Semiconductor |
|
74F11 | Triple 3-Input AND Gate 74F11 Triple 3-Input AND Gate
74F11 Triple 3-Input AND Gate
General Description
This device contains three independent gates, each of which performs the logic AND function.
May 2007
tm
Ordering Information
|
Fairchild Semiconductor |
|
74F11 | Triple 3-input NAND gate INTEGRATED CIRCUITS
74F10 Triple 3-input NAND gate 74F11 Triple 3-input AND gate
Product specification IC15 Data Handbook 1989 Sep 20
Philips Semiconductors
Philips Semiconductors
Product specification
Gat |
NXP |
|
74F11 | Triple 3-Input AND Gate • Package Options Include Plastic
Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
description
These devices contain three independent 3-input AND gates. They perfo |
etcTI |
|
74F112 | Dual J-K negative edge-triggered flip-flop INTEGRATED CIRCUITS
74F112 Dual J-K negative edge-triggered flip-flop
Product specification IC15 Data Handbook 1990 Feb 09
Philips Semiconductors
Philips Semiconductors
Product specification
Dual J-K negat |
NXP |
|
74F112 | Dual JK Negative Edge-Triggered Flip-Flop 74F112 Dual JK Negative Edge-Triggered Flip-Flop
April 1988 Revised July 1999
74F112 Dual JK Negative Edge-Triggered Flip-Flop
General Description
The 74F112 contains two independent, high-speed JK flipflops |
Fairchild Semiconductor |
|
74F112 | DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
WITH CLEAR AND PRESET
SDFS048A – D2932, MARCH 1987 – REVISED OCTOBER 1993
• Package Options Include Plastic
Small-Outline Packages and Standard Plastic |
etcTI |
www.DataSheet.in | 2017 | संपर्क |