DataSheet.in

ISL24202 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - Programmable Vcom Calibrator - Intersil

भाग संख्या ISL24202
समारोह Programmable Vcom Calibrator
मैन्युफैक्चरर्स Intersil 
लोगो Intersil लोगो 
पूर्व दर्शन
1 Page
		
<?=ISL24202?> डेटा पत्रक पीडीएफ

ISL24202 pdf
ISL24202
Block Diagram
VDD
5
AVDD
2
DNC
CTL
3
6
7
CE
VDD
RBIAS
RBIAS
DIGITAL
INTERFACE
UP/DOWN
COUNTER
DAC
REGISTERS
8-BIT EEPROM
CS
ANALOG DCP
AND
CURRENT SINK
Q1
A1
1
OUT
8
SET
4
GND
FIGURE 2. BLOCK DIAGRAM OF THE ISL24202
Pin Descriptions
Pin Configuration
PIN NAME PIN #
FUNCTION
OUT 1 Adjustable Sink Current Output Pin. The sink current into
the OUT pin is equal to the DAC setting times the
maximum adjustable sink current divided by 256. See
the “SET” pin function description below (pin 8) for
setting the maximum adjustable sink current.
AVDD
2 High-Voltage Analog Supply. Bypass to GND with 0.1µF
capacitor.
DNC 3 Do Not Connect to external circuitry. It is acceptable to
ground this pin.
GND 4 Ground connection.
VDD 5 Digital power supply input. Bypass to GND with 0.1µF
de-coupling capacitor.
CTL 6 Up/Down Control for internal counter and Internal
EEPROM Programming Control Input. When CE is high:
A low-to-mid transition increments the 8-bit counter,
adding 1 to the DAC setting, increasing the OUT sink
current, and lowering the divider voltage at the OUT pin.
A high-to-mid transition decrements the 8-bit counter,
subtracting 1 from the DAC setting, decreasing the OUT
sink current, and increasing the divider voltage at the
OUT pin.
To program the EEPROM, take this pin to >4.9V (see
“CTL EEPROM Programming Signal Time” in the
“Electrical Specifications” table on page 5 for details).
Float when not in use.
CE 7 Counter Enable Pin. Connect CE to VDD to enable
adjustment of the output sink current. Float or connect
CE to GND to prevent further adjustment or
programming (Note: the CE pin has an internal 500nA
pull-down sink current). The EEPROM value will be
copied to the register on a VOH to VOL transition.
SET 8 Maximum Sink Current Adjustment Pin. Connect a
resistor from SET to GND to set the maximum
adjustable sink current of the OUT pin. The maximum
adjustable sink current is equal to (AVDD/20) divided
by RSET.
PAD - Thermal pad should be connected to system ground
plane to optimize thermal performance.
ISL24202
(8 LD TDFN)
TOP VIEW
OUT 1
AVDD 2
DNC 3
GND 4
PAD
8 SET
7 CE
6 CTL
5 VDD
(*CONNECT THERMAL PAD TO GND)
2 FN7587.0
March 15, 2011

विन्यास 12 पेज
डाउनलोड[ ISL24202 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
ISL24201Programmable Vcom CalibratorIntersil
Intersil
ISL24201Programmable Vcom CalibratorRenesas
Renesas


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English