DataSheet.in

ICS954101 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - Programmable Timing Control Hub for Desktop P4 Systems - Integrated Circuit Systems

भाग संख्या ICS954101
समारोह Programmable Timing Control Hub for Desktop P4 Systems
मैन्युफैक्चरर्स Integrated Circuit Systems 
लोगो Integrated Circuit Systems लोगो 
पूर्व दर्शन
1 Page
		
<?=ICS954101?> डेटा पत्रक पीडीएफ

ICS954101 pdf
www.DataSheet4U.com
Integrated
Circuit
Systems, Inc.
Pin Description
Pin #
1
2
3
4
5
6
7
VDDPCI
GND
PCICLK3
PCICLK4
PCICLK5
GND
VDDPCI
PIN NAME
8 ITP_EN/PCICLK_F0
9 PCICLK_F1
10 PCICLK_F2
11 VDD48
12 USB_48MHz
13 GND
14 DOTT_96MHz
15 DOTC_96MHz
16 FS_B/TEST_MODE
17 Vtt_PwrGd#/PD
18 FS_A_410
19 SRCCLKT1
20 SRCCLKC1
21 VDDSRC
22 SRCCLKT2
23 SRCCLKC2
24 SRCCLKT3
25 SRCCLKC3
26 SRCCLKT4_SATA
27 SRCCLKC4_SATA
28 VDDSRC
ICS954101
PIN TYPE
DESCRIPTION
PWR Power supply for PCI clocks, nominal 3.3V
PWR Ground pin.
OUT PCI clock output.
OUT PCI clock output.
OUT PCI clock output.
PWR Ground pin.
PWR Power supply for PCI clocks, nominal 3.3V
Free running PCI clock not affected by PCI_STOP#.
I/O
ITP_EN: latched input to select pin functionality
1 = CPU_ITP pair
0 = SRC pair
OUT Free running PCI clock not affected by PCI_STOP# .
OUT Free running PCI clock not affected by PCI_STOP# .
PWR Power pin for the 48MHz output.3.3V
OUT 48.00MHz USB clock
PWR Ground pin.
OUT True clock of differential pair for 96.00MHz DOT clock.
OUT Complement clock of differential pair for 96.00MHz DOT clock.
3.3V tolerant input for CPU frequency selection. Refer to input electrical
IN characteristics for Vil_FS and Vih_FS values. TEST_MODE is a real time
input to select between Hi-Z and REF/N divider mode while in test mode.
Refer to Test Clarification Table.
Vtt_PwrGd# is an active low input used to determine when latched inputs
IN are ready to be sampled. PD is an asynchronous active high input pin
used to put the device into a low power state. The internal clocks, PLLs
and the crystal oscillator are stopped.
3.3V tolerant low threshold input for CPU frequency selection. This pin
IN requires CK410 FSA. Refer to input electrical characteristics for Vil_FS
and Vih_FS threshold values.
OUT True clock of differential SRC clock pair.
OUT Complement clock of differential SRC clock pair.
PWR Supply for SRC clocks, 3.3V nominal
OUT True clock of differential SRC clock pair.
OUT Complement clock of differential SRC clock pair.
OUT True clock of differential SRC clock pair.
OUT Complement clock of differential SRC clock pair.
OUT True clock of differential SRC/SATA pair.
OUT Complement clock of differential SRC/SATA pair.
PWR Supply for SRC clocks, 3.3V nominal
0815D—06/21/04
DataSheet4 U .com
2

विन्यास 16 पेज
डाउनलोड[ ICS954101 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
ICS954101Programmable Timing Control Hub for Desktop P4 SystemsIntegrated Circuit Systems
Integrated Circuit Systems


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English