DataSheet.in

TDA8083 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - Satellite Demodulator and Decoder SDD3 - NXP

भाग संख्या TDA8083
समारोह Satellite Demodulator and Decoder SDD3
मैन्युफैक्चरर्स NXP 
लोगो NXP लोगो 
पूर्व दर्शन
1 Page
		
<?=TDA8083?> डेटा पत्रक पीडीएफ

TDA8083 pdf
Philips Semiconductors
Satellite Demodulator and Decoder
(SDD3)
Product specification
TDA8083
FEATURES
One chip Digital Video Broadcasting (DVB)
(ETS300421) compliant demodulator and concatenated
Viterbi and Reed-Solomon decoder with de-interleaver
and de-randomizer
3.3 V supply voltage
Relevant outputs are 5 V tolerant to ease interface to
5 V environment
Few external components for full application
On-chip crystal oscillator (4 MHz) and Phase-Locked
Loop (PLL) for internal clock generation
Power-on reset module
QPSK/BPSK demodulator:
– Different modulation schemes: Quadrature Phase
Shift Keying (QPSK) and Binary Phase Shift Keying
(BPSK)
– Interpolator and internal anti-aliasing filter to handle
variable symbol rates
– Tuner Automatic Gain Control (AGC) control
– Two on-chip matched 7-bit Analog-to-Digital
Converters (ADCs)
– Square-root raised-cosine Nyquist
– Maximum symbol frequency of 30 Msymbols/s
– Can be used at low channel Signal-to-Noise Ratio
(S/R)
– Internal full digital carrier recovery, clock recovery
and AGC loops with programmable loop filters
– Two carrier recovery loops enabling optimum phase
noise suppression
– S/R estimation.
Viterbi decoder:
– Rate 12 convolutional code based
– Constraint length K = 7 with G1 = 171oct and
G2 = 133oct
– Supported puncturing code rates: 12, 23, 34, 45, 56,
67, 78 and 89
– 4-bit ‘soft decision’ inputs for both I and Q
– Truncation length of 144
– Automatic synchronization to detect puncturing rate
and spectral inversion
– Channel Bit Error Rate (BER) estimation from
102 to 108
– Differential decoding optional.
Reed-Solomon (RS) decoder:
– (204, 188, T = 8) Reed-Solomon code
– Automatic synchronization of bytes, transport
packets and frames
– Internal convolutional de-interleaving (I = 12; using
internal memory)
– De-randomizer based on Pseudo Random Binary
Sequence (PRBS)
– External indication of uncorrectable error (transport
error indicator is set)
– Indication of the number of lost blocks
– Indication of the number of corrected blocks.
Interface:
– I2C-bus interface initializes and monitors the
demodulator and Forward Error Correction (FEC)
decoder; a default mode is defined
– 6-bit I/O expander for flexible access to and from the
I2C-bus
– I2C-bus configurable interrupt input
– Switchable I2C-bus loop-through to suppress I2C-bus
crosstalk in the tuner
– Digital Satellite Equipment Control (DiSEqC) 1.X,
tone burst generation and tone mode with a
22 or 44 kHz carrier
– Parallel or serial output mode for MPEG transport
stream (3-state mode also possible)
– Standby mode for reduced power consumption.
Package: QFP100
Boundary scan test.
APPLICATIONS
Digital satellite TV: demodulation and FEC.
1999 Jul 28
2

विन्यास 16 पेज
डाउनलोड[ TDA8083 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
TDA8083Satellite Demodulator and Decoder SDD3NXP
NXP


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English