DataSheet.in

IDT71V546 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - 128K x 36/ 3.3V Synchronous SRAM with ZBT Feature/ Burst Counter and Pipelined Outputs - Integrated Device Technology

भाग संख्या IDT71V546
समारोह 128K x 36/ 3.3V Synchronous SRAM with ZBT Feature/ Burst Counter and Pipelined Outputs
मैन्युफैक्चरर्स Integrated Device Technology 
लोगो Integrated Device Technology लोगो 
पूर्व दर्शन
1 Page
		
<?=IDT71V546?> डेटा पत्रक पीडीएफ

IDT71V546 pdf
IDT71V546, 128K x 36, 3.3V Synchronous SRAM with
ZBTFeature, Burst Counter and Pipelined Outputs
Pin Definitions(1)
Commercial and Industrial Temperature Ranges
Symbol
Pin Function
I/O Active
Description
A0 - A16
Address Inputs
I N/A Synchronous Address inputs. The address register is triggered by a
combination of the rising edge of CLK and ADV/LD Low, CEN Low and true
chip enables.
ADV/LD
Address/Load
R/W Read/Write
I N/A ADV/LD is a synchronous input that is used to load the internal registers with
new address and control when it is sampled low at the rising edge of clock with
the chip selected. When ADV/LD is low with the chip deselected, any burst in
progress is terminated. When ADV/LD is sampled high then the internal burst
counter is advanced for any burst that was in progress. The external addresses
are ignored when ADV/LD is sampled high.
I N/A R/W signal is a synchronous input that identified whether the current load cycle
initiated is a Read or Write access to the memory array. The data bus activity for
the current cycle takes place two clock cycles later.
CEN Clock Enable I LOW Synchrono us Clock Enable Input. When CEN is sampled high, all other
synchronous inputs, includ ing clock are ignored and outputs remain unchanged.
The effect of CEN samp led high on the device outputs is as if the low to high
clock transition did not occur. For normal operation, CEN must be sampled low
at rising edge of clock.
BW1 - BW4
Individual Byte
Write Enables
I LOW Synchronous byte write enables. Enable 9-bit byte has its own active low byte
write enable. On load write cycles (When R/W and ADV/LD are sampled low)
the appropriate byte write signal (BW1 - BW4) must be valid. The byte write
signal must also be valid on each cycle of a burst write. Byte Write signals are
ignored when R/W is sampled high. The appropriate byte(s) of data are written
into the device two cycles later. BW1 - BW4 can all be tied low if always doing
write to the entire 36-bit word.
CE1, CE2
Chip Enables
I LOW Synchro nous active low chip enable. CE1 and CE2 are used with CE2 to
enable the IDT71V546. (CE1 or CE2 sampled high or CE2 sampled low) and
ADV/LD low at the rising edge of clock, initiates a deselect cycle. the ZBT
has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after
deselect is initiated.
CE2 Chip Enable I HIGH Synchronout active high chip enable. CE2 is used with CE1 and CE2 to enable
the chip. CE2 has inverted polarity but otherwise identical to CE1 and CE2.
CLK Clock
I N/A This is the clock input to the IDT71V546. Except for OE, all timing references for
the device are made with respect to the rising edge of CLK.
I/O0 - I/O31
I/OP1 - I/OP4
Data Input/Output
I/O N/A Synchronous data input/output (I/O) pins. Both the data input path and data
output path are registered and triggered by the rising edge of CLK.
LBO Linear Burst I LOW Burst order selection input. When LBO is high the Interleaved burst sequence is
Order
selected. When LBO is low the Linear burst sequence is selected. LBO is a
static DC input.
OE Output Enable I LOW Asynchronous output enable. OE must be low to read data from the 71V546.
When OE is high the I/O pins are in a high-impedance state. OE does not need
to be actively controlled for read and write cycles. In normal operation, OE can
be tied low.
VDD
Power Supply
N/A N/A 3.3V power supply input.
VSS
Ground
N/A N/A Ground pin.
NOTE:
1. All synchronous inputs must meet specified setup and hold times with respect to CLK.
3821 tbl 02
2

विन्यास 20 पेज
डाउनलोड[ IDT71V546 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
IDT71V546128K x 36/ 3.3V Synchronous SRAM with ZBT Feature/ Burst Counter and Pipelined OutputsIntegrated Device Technology
Integrated Device Technology
IDT71V546S3.3V Synchronous SRAMIDT
IDT


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English