DataSheet.in

IDT71V432 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - 32K x 32 CacheRAM 3.3V Synchronous SRAM Burst Counter Single Cycle Deselect - Integrated Device Technology

भाग संख्या IDT71V432
समारोह 32K x 32 CacheRAM 3.3V Synchronous SRAM Burst Counter Single Cycle Deselect
मैन्युफैक्चरर्स Integrated Device Technology 
लोगो Integrated Device Technology लोगो 
पूर्व दर्शन
1 Page
		
<?=IDT71V432?> डेटा पत्रक पीडीएफ

IDT71V432 pdf
IDT71V432, 32K x 32 CacheRAM
3.3V Synchronous SRAM with Burst Counter, Single Cycle Deselect
Commercial and Industrial Temperature Ranges
Pin Definitions(1)
Symbol
Pin Function
I/O Active Description
A0–A14
Address Inputs
I N/A Synchronous Address inputs. The address re gister is triggered by a combination
of the rising edge of CLK and ADSC Low or ADSP Low and CE Low.
ADSC
Address Status
(Cache Controller)
I LOW Synchronous Ad dress Status from Cache Controller. ADSC is an active LOW
input that is used to load the add ress registers with new addresses. ADSC is
NOT GATED by CE.
ADSP
Address Status
(Processor)
I LOW Synchronous Address Status from Processor. ADSP is an active LOW input that is
used to load the address registers with new addresses. ADSP is gated by CE.
ADV
Burst Address Advance
I
LOW Synchronous Address Advance. ADV is an active LOW input that is used to
advance the internal burst counter, co ntrolling burst access after the initial
address is loaded. When this input is HIGH the burst counter is not incremented;
that is, there is no address advance.
BWE Byte Write Enable
I LOW Synchronous byte write enable gates the byte write inputs BW1BW4. If BWE is
LOW at the rising edge of CLK then BWX inputs are passed to the next stage in
the circuit. A byte write can still be blocked if ADSP is LOW at the rising edge of
CLK. If ADSP is HIGH and BWX is LOW at the rising edge of CLK then data will
be written to the SRAM. If BWE is HIGH then the byte write inputs are blocked
and only GW can initiate a write cycle.
BW1 - BW4 Individual Byte
Write Enables
I LOW Synchronous byte write enables. BW1 controls I/O(7:0), BW2 controls I/O(15:8),
etc. Any active byte write causes all outputs to be disabled. ADSP LOW
disables all byte writes. BW1BW4 must meet specified setup and hold times
with respect to CLK.
CE Chip Enable
I LOW Synchronous chip enable. CE is used with CS0 and CS1 to enable the
IDT71V432. CE also gates ADSP.
CLK Clock
I N/A This is the clock input to the IDT71V432. All timing references for the device are
made with respect to this input.
CS0 Chip Select 0
CS1 Chip Select 1
I HIGH Synchronous active HIGH chip select. CS0 is used with CE and CS1 to enable
the chip.
I LOW Synchronous active LOW chip select. CS1 is used with CE and CS0 to enable
the chip.
GW
Global Write Enable
I
LOW
Synchrono us global write enable. This input will write all four 8-bit data bytes
when LOW on the rising edge of CLK. GW supercedes individual byte write
enables.
I/O0–I/O31 Data Input/Output
I/O N/A Synchronous data input/output (I/O) pins. Both the data input path and data output
path are registered and triggered by the rising edge of CLK.
LBO Linear Burst Order
I LOW Asynchronous burst order sele ction DC input. When LBO is HIGH the Interleaved
(Intel) burst sequence is selected. When LBO is LOW the Linear (PowerPC) burst
sequence is selected. LBO is a static DC input and must not change state while
the device is operating.
OE Output Enable
I LOW Asynchronous output enable. When OE is LOW the data output drivers are
enabled on the I/O pins. OE is gated internally by a d elay circuit driven by CE,
CS0, and CS1. In dual-bank mode, when the user is utilizing two banks of
IDT71V432 and toggling back and forth between them using CE, the internal
de lay circuit delays the OE activation of the data output drivers by one cycle to
prevent bus contention between the banks. When used in single bank mode CE,
CS0, and CS1 are all tied active and there is no output enable delay. When OE is
HIGH the I/O pins are in a high-impedence state.
VDD Power Supply
N/A N/A 3.3V power supply inputs.
VSS Ground
N/A N/A Ground pins.
ZZ Sleep Mode
I HIGH Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power
down the IDT71V432 to its lowest power consumption level. Data retention is
guaranteed in Sleep Mode.
NOTE:
1. All synchronous inputs must meet specified setup and hold times with respect to CLK.
3104 tbl 02
6.422

विन्यास 18 पेज
डाउनलोड[ IDT71V432 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
IDT71V43232K x 32 CacheRAM 3.3V Synchronous SRAM Burst Counter Single Cycle DeselectIntegrated Device Technology
Integrated Device Technology
IDT71V433Synchronous SRAMIDT
IDT


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English