DataSheet.in

IDT72V13081 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - 3.3 VOLT MULTIMEDIA FIFO - Integrated Device Technology

भाग संख्या IDT72V13081
समारोह 3.3 VOLT MULTIMEDIA FIFO
मैन्युफैक्चरर्स Integrated Device Technology 
लोगो Integrated Device Technology लोगो 
पूर्व दर्शन
1 Page
		
<?=IDT72V13081?> डेटा पत्रक पीडीएफ

IDT72V13081 pdf
IDT72V10081/11081/12081/13081/14081 3.3V MULTIMEDIA FIFO
256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8
PIN CONFIGURATION
INDEX
D6
D7
DNC(1)
DNC(1)
GND
REN
RCLK
GND
32 31 30 29 28 27 26 25
1 24
2 23
3 22
4 21
5 20
6 19
7 18
8 17
9 10 11 12 13 14 15 16
WEN
WCLK
VCC
VCC
Q0
Q1
Q2
Q3
6161 drw02
INDUSTRIALTEMPERATURERANGE
NOTE:
1. DNC = Do Not Connect.
TQFP (PR32-1, order code: PF)
TOP VIEW
PIN DESCRIPTIONS
Symbol
Name
I/O
Description
D0-D7
EF
FF
OE
Q0-Q7
RCLK
REN
RS
WCLK
WEN
VCC
GND
Data Inputs
Empty Flag
Full Flag
Output Enable
Data Outputs
Read Clock
Read Enable
Reset
Write Clock
Write Enable
Power
Ground
I Data inputs for a 8-bit bus.
O When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is
HIGH, the FIFO is not empty. EF is synchronized to RCLK.
O When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO
is not full. FF is synchronized to WCLK.
I When OE is LOW, the data output bus is active. If OE is HIGH, the output data bus will be in a high-impedance
state.
O Data outputs for a 8-bit bus.
I Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN is asserted.
I When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK.
Data will not be read from the FIFO if the EF is LOW.
I When RS is set LOW, internal read and write pointers are set to the first location of the RAM array, FF
goes HIGH, and EF goes LOW. A Reset is required before an initial Write after power-up.
I Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable is asserted.
I When WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. Data
will not be written into the FIFO if the FF is LOW.
I 3.3V volt power supply.
I Ground pin.
2

विन्यास 9 पेज
डाउनलोड[ IDT72V13081 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
IDT72V130813.3 VOLT MULTIMEDIA FIFOIntegrated Device Technology
Integrated Device Technology


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English