DataSheet.in

IDT71V2546XS डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - 3.3V Synchronous ZBT SRAM - IDT

भाग संख्या IDT71V2546XS
समारोह 3.3V Synchronous ZBT SRAM
मैन्युफैक्चरर्स IDT 
लोगो IDT लोगो 
पूर्व दर्शन
1 Page
		
<?=IDT71V2546XS?> डेटा पत्रक पीडीएफ

IDT71V2546XS pdf
IDT71V2546, 128K x 36, 3.3V Synchronous ZBT™ SRAM
with 2.5V I/O, Burst Counter, and Pipelined Outputs
Commercial and Industrial Temperature Ranges
Pin Definitions(1)
Symbol
A0-A16
Pin Function
Address Inputs
I/O
I
ADV/LD
Advance / Load
I
R/W
Read / Write
I
CEN
Clock Enable
I
BW1-BW4
Individual Byte
Write Enables
I
CE1, CE2
Chip Enables
I
CE2
Chip Enable
I
CLK
Clock
I
I/O0-I/O31
I/OP1-I/OP4
LBO
Data Input/Output
Linear Burst Order
I/O
I
OE
Output Enable
I
ZZ
VDD
VDDQ
VSS
Sleep Mode
Power Supply
Power Supply
Ground
I
N/A
N/A
N/A
Active
Description
N/A Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK,
ADV/LD low, CEN low, and true chip enables.
N/A ADV/LD is a synchronous input that is used to load the internal registers with new address and control when it
is sampled low at the rising edge of clock with the chip selected. When ADV/LD is low with the chip
deselected, any burst in progress is terminated. When ADV/LD is sampled high then the internal burst counter
is advanced for any burst that was in progress. The external addresses are ignored when ADV/LD is sampled
high.
N/A R/W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write
access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
LOW Synchronous Clock Enable Input. When CEN is sampled high, all other synchronous inputs, including clock
are ignored and outputs remain unchanged. The effect of CEN sampled high on the device outputs is as if the
low to high clock transition did not occur. For normal operation, CEN must be sampled low at rising edge of
clock.
LOW Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles
(When R/W and ADV/LD are sampled low) the appropriate byte write signal (BW1-BW4) must be valid. The
byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is
sampled high. The appropriate byte(s) of data are written into the device two cycles later. BW1-BW4 can all be
tied low if always doing write to the entire 36-bit word.
LOW Synchronous active low chip enable. CE1 and CE2 are used with CE2 to enable the IDT71V2546. (CE1 or CE2
sampled high or CE2 sampled low) and ADV/LD low at the rising edge of clock, initiates a deselect cycle. The
ZBTTM has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
HIGH
N/A
Synchronous active high chip enable. CE2 is used with CE1 and CE2 to enable the chip. CE2 has inverted
polarity but otherwise identical to CE1 and CE2.
This is the clock input to the IDT71V2546. Except for OE, all timing references for the device are made with
respect to the rising edge of CLK.
N/A Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and
triggered by the rising edge of CLK.
LOW Burst order selection input. When LBO is high the Interleaved burst sequence is selected. When LBO is low
the Linear burst sequence is selected. LBO is a static input and it must not change during device operation.
LOW Asynchronous output enable. OE must be low to read data from the IDT71V2546. When OE is high the I/O pins
are in a high-impedance state. OE does not need to be actively controlled for read and write cycles. In normal
operation, OE can be tied low.
Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V2546 to its
HIGH lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal
pulldown.
N/A 3.3V core power supply.
N/A 2.5V I/O Supply.
N/A Ground.
5294 tbl 02
NOTE:
1. All synchronous inputs must meet specified setup and hold times with respect to CLK.
6.422

विन्यास 21 पेज
डाउनलोड[ IDT71V2546XS Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
IDT71V2546XS3.3V Synchronous ZBT SRAMIDT
IDT


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English