DataSheet.in

IDT71T75802 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - 2.5V Synchronous ZBT SRAMs - IDT

भाग संख्या IDT71T75802
समारोह 2.5V Synchronous ZBT SRAMs
मैन्युफैक्चरर्स IDT 
लोगो IDT लोगो 
पूर्व दर्शन
1 Page
		
<?=IDT71T75802?> डेटा पत्रक पीडीएफ

IDT71T75802 pdf
IDT71T75602, IDT71T75802, 512K x 36, 1M x 18, 2.5V Synchronous ZBT™ SRAMs with
2.5V I/O, Burst Counter, and Pipelined Outputs
Commercial and Industrial Temperature Ranges
Description
TheIDT71T75602/802are2.5Vhigh-speed18,874,368-bit(18 Mega-
bit) synchronous SRAMs. They are designed to eliminate dead bus
cycles when turning the bus around between reads and writes, or writes
and reads. Thus, they have been given the name ZBTTM, or Zero Bus
Turnaround.
Address and control signals are applied to the SRAM during one clock
cycle, and two cycles later the associated data cycle occurs, be it read or
write.
The IDT71T75602/802 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be used
to disable the outputs at any given time.
A Clock Enable CEN pin allows operation of the IDT71T75602/802
to be suspended as long as necessary. All synchronous inputs are
ignored when (CEN) is high and the internal device registers will hold their
previous values.
There are three chip enable pins (CE1, CE2, CE2) that allow the user
to deselect the device when desired. If any one of these three is not
asserted when ADV/LD is low, no new memory operation can be initiated.
However, any pending data transfers (reads or writes) will be com-
pleted. The data bus will tri-state two cycles after the chip is deselected or
a write is initiated.
The IDT71T75602/802 have an on-chip burst counter. In the burst
mode, the IDT71T75602/802 can provide four cycles of data for a single
address presented to the SRAM. The order of the burst sequence is
defined by the LBO input pin. The LBO pin selects between linear and
interleaved burst sequence. The ADV/LD signal is used to load a new
external address (ADV/LD = LOW) or increment the internal burst
counter (ADV/LD = HIGH).
The IDT71T75602/802 SRAMs utilize a high-performance 2.5V
CMOS process, and are packaged in a JEDEC Standard 14mm x
20mm 100pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid
array (BGA).
Functional Block Diagram - 1M x 18
LBO
Address A [0:19]
CE1, CE2, CE2
R/W
CEN
ADV/LD
BWx
DQ
DQ
1Mx18 BIT
MEMORY ARRAY
Address
Control
DI DO
DQ
Clk
Control Logic
Clock
TMS
TDI
TCK
TRST
(optional)
OE
JTAG
TDO
6.242
Mux Sel
D
Output Register
Q
Gate
Data I/O [0:15],
I/O P[1:2]
5313 drw 01b

विन्यास 26 पेज
डाउनलोड[ IDT71T75802 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
IDT71T758022.5V Synchronous ZBT SRAMsIDT
IDT


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English