AT84AD004B डेटा पत्रक PDF( Datasheet डाउनलोड )

डेटा पत्रक - Dual 8-bit 500 Msps ADC - e2v

भाग संख्या AT84AD004B
समारोह Dual 8-bit 500 Msps ADC
मैन्युफैक्चरर्स e2v 
लोगो e2v लोगो 
पूर्व दर्शन
1 Page
<?=AT84AD004B?> डेटा पत्रक पीडीएफ

AT84AD004B pdf
3. Application
• Digital Oscilloscopes
• Communication Receivers (I/Q)
• Direct RF Down Conversion
• High Speed Data Acquisition
• Radar/ECM
4. Description
The AT84AD004B is a monolithic dual 8-bit analog-to-digital converter, offering low 1.4W power con-
sumption and excellent digitizing accuracy. It integrates dual on-chip track/holds that provide an
enhanced dynamic performance with a sampling rate of up to 500 Msps and an input frequency band-
width of 1 GHz. The dual concept, the integrated demultiplexer and the easy interleaving mode make
this device user-friendly for all dual channel applications, such as direct RF conversion or data acquisi-
tion. The smart function of the 3-wire serial interface eliminates the need for external components, which
are usually necessary for gain and offset tuning and setting of other parameters, leading to space and
power reduction as well as system flexibility.
5. Functional Description
The AT84AD004B is a dual 8-bit 500 Msps ADC based on advanced high-speed
BiCMOS technology.
Each ADC includes a front-end analog multiplexer followed by a Sample and Hold (S/H), and an 8-bit
flash-like architecture core analog-to-digital converter. The output data is followed by a switchable 1:1 or
1:2 demultiplexer and LVDS output buffers (100Ω).
Two over-range bits are provided for adjustment of the external gain control on each channel.
A 3-wire serial interface (3-bit address and 16-bit data) is included to provide several adjustments:
• Analog input range adjustment (±1.5 dB) with 8-bit data control using a 3-wire bus interface (steps of
0.011 dB)
• Analog input switch: both ADCs can convert the same analog input signal I or Q
• Gray or binary encoder output. Output format: DMUX 1:1 or 1:2 with control of the output frequency
on the data ready output signal
• Partial or full standby on channel I or channel Q
• Clock selection:
– Two independent clocks: CLKI and CLKQ
– One master clock (CLKI) with the same phase for channel I and channel Q
– One master clock but with two phases (CLKI for channel I and CLKIB for channel Q)
• ISA: Internal Settling Adjustment on channel I and channel Q
• FiSDA: Fine Sampling Delay Adjustment on channel Q
• Adjustable Data Ready Output Delay on both channels
• Test mode: decimation mode (by 16), Built-in Test
e2v semiconductors SAS 2009

विन्यास 30 पेज
डाउनलोड[ AT84AD004B Datasheet.PDF ]

शेयर लिंक

अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
AT84AD004BDual 8-bit 500 Msps ADCe2v

भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
FAE391-A20AM/FM Automotive Electronic TunerMitsumi

Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z    |   2017   |  संपर्क   |   खोज     |   English